

# **CML Semiconductor Products**

PRODUCT INFORMATION

# FX506 Mobile Radio Audio Processor


Publication D/506/3 July 1994

**Features/Applications** 

- Full Rx and Tx Filtering to CEPT Standards
- Digital Control of Volume, Noise Squelch and R.S.S.I.
- Tx VOGAD Circuitry
- Serial μP Control of ALL Chip Functions
- Deviation Limiter

 Military/Marine and Mobile Radio Applications

- FM/AM/SSB Applications
- 16-kbit Data and Voice Scrambler Compatible
- Low-Power 5-Volt CMOS Process



# **Brief Description**

The FX506 is a  $\mu$ Processor-controlled, single-chip device containing ALL the circuit elements necessary to perform the audio functions of a mobile (or portable) radio system.

On-chip signal paths include: speech-band/preemphasis filters, variable gain/attenuation stages, voice-compression and deviation limiter circuitry.

Each function in the signal path can be addressed or by-passed — providing "real-time," dynamic control by the  $\mu$ Processor. This half-duplex device comprises two separate audio signal paths.

The Pre-Process Path performs filtering and level adjustment on audio (Rx or Tx) for use in auxiliary systems such as "Frequency Inversion Scrambling," "Sub-Audio" tone or "In-Band" data signalling. This path is output at the "Pre-Process Audio Output" pin. If no external processes are being used this output should be connected to the "Pre-process Audio Input" pin. The Post-Process Path can adjust and prepare the input audio for output to the chosen transmitter driver or loudspeaker amplifier.

Suitably software configured, the FX506, which can operate on voice, direct-digital or tone-data and subaudio frequencies, is compatible with FM, AM and SSB type transceivers. Digital gain elements are provided on-chip for dynamic control and balance of signal-path levels during manufacturing, test and operation.

**System Squelch**, a separate path, is sourced from either the incoming signal or Received Signal Strength Indication (R.S.S.I.) from the radio circuitry.

The FX506, a low-power 5-volt CMOS device, is available in 24-pin/lead plastic DIL and SMD packages.


# Pin Number Function


DIL Quad FX506P FX506LG FX506LS	
1	<b>Xtal:</b> The output of the 4.0MHz on-chip clock oscillator.
2	<b>Xtal/Clock:</b> The input to the on-chip 4.0MHz clock oscillator inverter. All oscillator components are included on-chip. A 4.0MHz Xtal or externally derived clock should be connected here. See Figure 2.
3	$V_{_{DD}}$ : Positive supply rail. A single, stable +5-volt supply is required. Levels and voltages within the Audio Processor are dependent upon this supply.
4	<b>Post Process Audio Input:</b> The analogue input to the Post-Process Path from external audio operations. Inputs to this pin should be a.c. coupled via a capacitor $C_7$ . See Figures 2 and 4.
5	<b>Pre-Process Audio Output:</b> The analogue output to external audio operations. See Figure 4.
6	<b>Rx Audio Input:</b> The input from the radio receiver demodulator. This input, which requires to be a.c. coupled via capacitor $C_6$ , is selected by serial data. Audio at this input will be available for use as a signal-squelch noise source. See Figures 2 and 4.
7	$V_{\text{BIAS}}$ : The output of the on-chip analogue bias circuitry, held internally at $V_{\text{DD}}/2$ . This pin should be decoupled to $V_{\text{SS}}$ via capacitor $C_1$ . See Figure 2.
8	<b>CTCSS/Data Input:</b> To allow the introduction of sub-audio tones or data to the VCO drives. By manipulation of bits 17, 18 and 19 this input can be "mixed" into the signal path or added as a burst in between speech segments.
9	<b>Tx Audio Input:</b> The pre-process transmit audio input. This input can be driven from an external source or from the FX506 Mic. input circuitry. See Figures 2, 3 and 4.
10	<b>Mic. Output:</b> The output of the microphone multiplexer, selected by serial input data. If additional gain is required for the pre-process input, an external amplifier as shown in Figure 3 is recommended.
11	Mic.1 Input: These separate microphone audio inputs are individually selected by the serial input data. See Figures 2, 3 and 4.
12	Mic.2 Input:
13	V <sub>ss</sub> : Negative supply rail (GND).

# Pin Number Function

DIL Quad FX506P FX506LG FX506LS	
14	<b>Compression Capacitor:</b> External components connected to this pin provide the required compression time-constant. See Figure 2.
15	Audio Output (Rx): The received audio output from the Post-Process path. This output is data selected and when powersaved is held at $V_{BIAS}$ .
16	<b>VCO Ref. Drive (Tx) Output:</b> The output to drive the modulation reference oscillator. This output is data selected and when powersaved is held at $V_{\text{BIAS}}$ . To prevent any d.c. level at this output causing incorrect frequency selection it is recommended that a.c. coupling components as shown in Figure 2 are employed. For modulation down to near d.c., these components should be by-passed.
17	<b>VCO Drive (Tx) Output:</b> The output to drive the modulation VCO. This output is data selected and when powersaved is held at $V_{BIAS}$ .
18	<b>R.S.S.I.:</b> The input to the Squelch Selection circuitry from the radio's Received Signal Strength Indicator output. A data selected input.
19	<b>Noise Input:</b> The noise level can be applied to this pin. This would be the Noise Output integrated by external components, as indicated in Figure 2, or an externally produced noise level.
20	<b>Noise Output:</b> The output of the on-chip "squelch noise rectifier." This output is a half-wave rectified d.c. level that can be applied to the Noise Input via external integrating components. This output could also be used by an external signal detector circuit. This output level is at $V_{\text{BIAS}}$ for no input. See Figures 2, 3 and 4.
21	<b>Squelch Drive:</b> A TTL compatible output. The inputs to the comparator are: the logically selected threshold level from the Digital-to-Analogue converter and the selected noise input. A logic "0" signifies that the noise threshold has been exceeded.
22	<b>Serial Clock:</b> The externally produced serial data loading clock input. See Figure 5. This input has an internal $1M\Omega$ pullup resistor.
23	<b>Serial Data:</b> The controlling, 47-bit serial data input. With Chip Select maintained at a logic "0" the serial data is entered at this pin, loaded bit 46 first, bit 0 last. Detailed information on the allocation and function of serial data bits (0 to 46) is given in tabular form on later pages. Data load timing should be carried out as described in Figure 5. This input has an internal $1M\Omega$ pullup resistor.
24	<b>Chip Select:</b> The data loading control function. During serial loading this input should be operated as shown in Figure 5. New data is latched on the rising edge of this waveform. This input has an internal $1M\Omega$ pullup resistor.

# **External Components and Interfacing**





#### **Circuit References**

#### Notes

For dual Tx inputs using both Mic.1 and Mic.2 inputs without pre-emphasis, capacitors  $C_3$  and  $C_4$  will be required at the inputs as shown in Figure 2.

If pre-emphasis is required, the external circuit shown in Figure 3 is recommended.

The Op-Amp selected for this application should be of a "low noise wide-bandwidth" type i.e. with at least 60dB of gain at 6kHz.

In addition to the components shown in Figure 2, it is recommended that the power and V<sub>BIAS</sub> lines to the external Op-Amp are decoupled to V<sub>SS</sub> *physically close to the amplifier*, by a 1.0µF capacitor.

Component	Value	Tolerance							
$R_{1} = R_{2}$ $R_{3}$ $R_{4}$ $R_{5}$ $R_{6}$	100kΩ 390kΩ 100kΩ 10kΩ 18.0kΩ 2.7MΩ	$= \pm 10\% \\ \pm 10\% \\ \pm 1\% \\ \pm 10\% \\ \pm 10\% \\ \pm 1\% \\ \pm 1\%$	$\begin{bmatrix} C_1 \\ C_2 \\ C_3 \\ C_4 \\ C_5 \\ C_6 \end{bmatrix}$	=	1.0μF 6.8μF 1.0nF 1.0nF 15nF 0.1μF	± 20% ± 20% ± 1% ± 1% ± 1% ± 20%	$C_{7} = C_{8}$ $C_{9}$ $C_{10}$ $X_{1}$	0.1μF 0.1μF 1.0μF 12.0pF 4.0MHz	± 20% ± 20% ± 20% ± 1%

#### Layout Recommendations

Audio microcircuit performance will be affected by external noise.

All external components should be kept as close to the device as possible.

Tracks to the device should be kept short, particularly the Audio and  $\rm V_{_{\rm BIAS}}$  inputs.


A "ground-plane" connected to  $\rm V_{ss}$  will help to eliminate external pick-up.

Ensure that all inputs (analogue and d.c.) are free from noise.

Xtal/clock and digital tracks should be kept well away from analogue circuitry. Analogue inputs and outputs should be screened wherever possible with high-level outputs isolated from very low-level inputs.



# Explanatory Block Diagram



# **Circuit Descriptions and Serial Control Information** *.....* **1**

Cont	rol bits	;	Function			Notes
(LSB) Ic	oaded la	st				
	<b>0</b> 0 1		Mic. Select – Microphone Input 1 – Microphone Input 2		A multiplexed "micro of differing type and	ophone" input allowing the use I level voice inputs.
<b>1</b> 0 1	<b>2</b> 0 1 0		Input Select – Rx Input De-emphasis Bypass; H – Rx Input De-emphasis Select; HF – Tx Input Powersave De-emphasi HPF to 14dB – Path Input to V <sub>BIAS</sub> ; Powersave De-emphasi	PF to 0dB s;	inserting the approp input.	audio sources are selected, oriate path gain for the chosen be set to bias whilst allowing itoring.
3       4         0       0         1       0         1       1         0       0         1       1         0       0         1       1         0       0         1       1         0       0         1       1         0       0         1       1         0       1         1       1	<b>5</b> 0 0 1 1 1 1 0 0 0 1 1 1 1	6 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1	Input Gain Amplifier – Gain Set 0.0dB 1.0dB 2.0dB 3.0dB 4.0dB 5.0dB 6.0dB 7.0dB 8.0dB 9.0dB 10.0dB 11.0dB 12.0dB 13.0dB 14.0dB 15.0dB			nded to adjust the drive level t tering for differing signal hone sensitivities.
<b>7 8</b> 1 1 0 1 X 0 X X X X	<b>9</b> 1 1 1 0 X	14 1 1 1 1 0	Compressor Enabled Powersaved Powersaved Powersaved Powersaved	HPF Enabled Enabled Powersaved Powersaved Powersaved	<i>LPF</i> Enabled Enabled Enabled Powersaved Powersaved	Pre-Process Output Enabled Enabled Enabled Enabled Powersaved
10       11         0       0         1       0         1       1         0       0         1       1         0       0         1       1         0       0         1       1         0       0         1       1         0       0         1       1         0       0         1       1         0       1         1       1         1       1	<b>12</b> 0 0 0 1 1 1 1 0 0 0 1 1 1 1	<b>13</b> 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1	The Pre-Process Path LP frequencies exceeding 3k Pre-Process Gain - Gain Set -2.75dB -2.50dB -2.25dB -2.00dB -1.75dB -1.50dB -1.25dB -1.00dB -0.75dB -0.50dB -0.25dB 0dB 0.25dB 0.50dB 0.75dB 1.00dP		An in-line output dri gain or attenuation tolerances in the ex peripherals. The output of this a further voice (audio	ve stage providing adjustable to compensate for level ternal audio processes and mplifier stage is available for ) processing such as on Voice Scrambling."
	1 <b>14</b> 0 1		1.00dB Pre-Process Output – Disable Pre-Process Ou Output at V <sub>BIAS</sub> – Enable Pre-Process Au		Bit 14 is the Enable Pre-Process output See <i>Bits 7 8 9 14</i>	/Powersave function for the stages.  <i>Reference Figure 4</i>

# **Circuit Descriptions and Serial Control Information** *...... 2*

Control bits	Element	Notes
	Post-Process Gain	A fixed 2.0dB gain stage.
15	Pre-emphasis	A selectable pre-emphasis stage set around 1.0kHz, with a characteristic of 6dB per octave. It is available for use when transmitting data signa such as FFSK. See Table below for Powersave information.
	Deviation Limiter and	A pre-set amplitude limiting stage for deviation control.
	Post-Deviation Limiter Filter	This lowpass filter which is selected with the
<b>16</b> 0 1	<ul> <li>Narrow filter bandwidth, cut-off = 2550Hz.</li> <li>Wide filter bandwidth, cut-off = 3000Hz.</li> </ul>	Deviation Limiter, is adjustable to Narrow (2550Hz and Wide (3000Hz) bandwidths, allowing for different channel-spacing requirements.
<b>17</b> 0 1	<b>CTCSS/Data Input</b> – Disable Input path to Mixer system – Enable Input path to Mixer system	
<b>15 18 19</b> <b>X</b> 0 0 <b>0</b> 1 0 <b>1</b> 1 0	Pre-Emphasis L Powersaved Powersaved Enabled	miter and Post-Dev LPF Drive Selected Powersaved Test Path Enabled Post-ProcessPath Enabled Post-Process Path
<b>X</b> 1 1 <b>X</b> 0 1	Powersaved Powersaved	Powersaved Post-Process Bypass Powersaved Bias
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	VCO Reference Drive Attenuator – Gain Set -28dB -24dB -20dB -16dB -12dB -8.0dB -4.0dB 0.0dB	The in-line control attenuator for the VCO referenc channel drive output.
23242526000010000100110010100010101001101110000110011101101101111111	VCO Reference Drive Amplifier - Gain Set -2.75dB -2.50dB -2.25dB -2.00dB -1.75dB -1.50dB -1.25dB -1.00dB -0.75dB -0.25dB 0dB 0.25dB 0.50dB 0.75dB 1.00dB	The in-line control amplifier/attenuator for the VCC reference channel drive output.
27	Output Drive Control	Used in conjunction with Bit 36 to control output functions. <i>Reference Figure 4</i>


# **Circuit Descriptions and Serial Control Information ..... 3**

Control bits	Element	Notes		
28     29     30       0     0     0       1     0     0       0     1     0       1     1     0       0     0     1       1     0     1       1     0     1       1     1     1       1     1     1	VCO Drive Attenuator I - Gain Set -22.4dB -19.2dB -16.0dB -12.8dB -9.6dB -6.4dB -3.2dB 0dB	An in-line control attenuator for the VCO Tx char drive output. This channel is also selected as Audio Output (F under the control of bit 36. This attenuator can b used in a volume control application.		
<b>31</b> 0 1	VCO Drive Attenuator II – Gain Set -25.6dB 0dB	An in-line control attenuator for the VCO Tx channed drive output. As an example, when bits 28 to 31 are set to "0," the gain set is -48.0dB (-22.4 + -25.6).		
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	VCO Drive Amplifier - Gain Set -2.75dB -2.50dB -2.25dB -2.25dB -2.00dB -1.75dB -1.50dB -1.25dB -1.00dB -0.75dB -0.50dB 0.25dB 0.25dB 0.50dB 1.00dB 1.00dB	The in-line control amplifier/attenuator for the VCO Tx channel drive output. This channel is also selected as Audio Output (Rx) under the control of bit 36. This amplifier can be used in a volume control application.		
<b>27 36</b> 0 0 0 1 1 0 1 1	"Listening Powersave" conditions. Whe	VCO Ref (Tx)Audio OutputOutput(Rx)BiasBiasBiasEnabledEnabledBiasEnabledEnabledved by Bits 45 and 46 in the "Total Powersave" oren making internal changes it is recommended that thesebias condition) from the relevant output (load) circuitry.		
37     38     39       0     0     0       1     0     0       0     1     0       1     1     0       0     0     1       1     0     1       0     1     1       1     1     1	Squelch Filter (Gain) – Gain Set -3.0dB -2.0dB -1.0dB 0dB 1.0dB 2.0dB 3.0dB 4.0dB	The squelch function is set by bits 45 & 46 (Squelch Source Selection). The centre frequency gain of this element is 35dB, data selected gain variations (-3.0dB to 4.0dB) are around this value.		
<b>40</b> 0 1	Squelch Filter(Narrow/Wide) $-$ Narrow( $fc \approx 18$ kHz $\pm 6.5$ kHz). $-$ Wide( $fc \approx 25$ kHz $\pm 8.5$ kHz).	For use in wide or narrow channel systems. The squelch function is set by bits 45 & 46 (Squelch Source Selection).		
		Reference Figure 4		

# **Circuit Descriptions and Serial Control Information ..... 4**

Control b	oits	Element		Notes	
					., .
<b>41 42 43</b> 0 0 0		Squeich Threshold Voltage 3.500V d.c.	e 70.0% V <sub>DD</sub>	The fine squelch adjustment level from the Dig to-Analogue converter.	ital-
1 0 0 0 1 0	0	3.366 3.233	67.3% 64.6%	These threshold levels are used as a comparis with the selected input noise voltage (bits 45 a	
	0	3.100	62.0%	46).	ماط
0 0 1 1 0 1	0 0	2.966 2.833	59.3% 56.6%	Variation in V <sub>DD</sub> will produce variation in threshole levels.	ola
0 1 1	0	2.700	54.0%		
1 1 1 0 0 0	0 1	2.566 2.433	51.3% 48.6%		
		2.433	46.0%		
0 1 0		2.166	43.3%		
1 1 0	1 1	2.033 1.900	40.6% 38.0%		
	1	1.766	35.3%		
0 1 1	1	1.633	32.6%		
1 1 1	1	1.500	30.0%		
45 46	;	Squeich Source Selector		As well as selecting the input to the Noise Comparator, these two bits produce additional General Powersave (GPS) functions which cor those elements not having individual serial con	ntrol
0 0		A "Total Powersave" condition	n	<b>Powersaved:</b> Input Gain Amp – Post Proces (2dB) Gain Amp – Mixer Amp – Noise BPF Noise Rectifier – Squelch Comparator	
1 0		Noise Input selected to Com	parator		
0 1		R.S.S.I. input selected to Co	mparator		
1 1		Powersave but LISTENING R.S.S.I. input selected to Co		<b>Powersaved:</b> Input Gain Amp – Post Proces (2dB) Gain Amp – Mixer Amp – Noise BPF Noise Rectifier	
Rx Noise Pat	h	the Noise Output pin via th squelch detection level. The	ne squelch filter a nis means that th	resent at the Rx Audio Input will also be available and noise rectifier (when enabled) for use as a e FX506 can be set to "LISTEN" with the majority I.I. level is detected and produces a "Squelch Dri	y of
Test Signal P	Path			a direct path, via the Output Drive Selector ance the VCO drive and reference output levels.	
				Reference Figu	ıre 4

# Serial Control Bits – Loading and Timing Information



## **Data Loading**

Serial Data bits, whose functions are described on the previous pages, are loaded to the FX506 using the timing format illustrated on this page. All 47 bits must be loaded. Data is loaded bit 46 first, bit 0 last.


Function			Min.	Тур.	Max.	Unit
Serial Clock	[1]					
'High' Pulse Width	t	PWH	600	_	_	ns
'Low' Pulse Width	t	PWL	600	-	-	ns
Serial Data	[2]					
Data Set-Up Time	1	t <sub>DS</sub>	360	_	-	ns
Data Hold Time	1	t <sub>DH</sub>	120	_	-	ns
Chip Select	[3]					
Select Set-Up Time	t	CSS	600	-	-	ns
Select Hold Time	t,	CSH	600	_	-	ns

[1] The Serial Clock pulses do not have to be symmetrical, as shown above, but pulse lengths must conform to the "minimum" time specification.

[2] Individual data bits (logic "1" or "0") are loaded to the device on the rising edge of the input Serial Data Clock pulse. The data hold period  $(t_{DH})$  is to ensure that the data level is steady when it is sampled.

[3] The full 47-bit data word is latched into the device on the rising edge of the Chip Select waveform, at this time the loaded data is acted upon and the circuit configuration/settings will change.


## **System Response Characteristics**



#### **System Frequency Characteristics**


Figure 6 shows a typical, response curve of the Pre-Process Path, in receive mode, set against the device specification. The general characteristic shape is produced by the Input Highpass and Lowpass Filters, without the internal pre-emphasis element.

Figure 7 shows a typical response curve of the Post-Process Path set against the device specification. The general characteristic shape is produced by the Post-Deviation Limiter Filter, without the deemphasis element.




# Application Information .....

#### **Suggested Evaluation Tests and Settings**



Active elements used in the signal path.

Powersaved or by-passed elements that are not employed in the signal path.



# **Application Information**

#### **Suggested Evaluation Tests and Settings**

#### **Operational Information**

The functions of the FX506 are selected and controlled using the 47-bit Serial Data Input. This application section assists in the familiarization of control by providing example operational paths and system confidence tests.

The signal levels employed in these examples are to demonstrate the functions of the device. Maximum and minimum operational signal levels are detailed in the "Specification" pages. A final output signal level of 2.2V p-p is considered, operationally, to be 100% (FM deviation).

Set-up and enter the example data word in accordance with Figures 2 and 4. Test the FX506 using levels and points detailed in Tables 1, 2 and 3.

Experimentation will indicate the signal element configuration and required control settings for various input and output levels.

	bit 0 – <b>0100000</b>	1 11110110	X0101111 101111	11 11010XXX	XXXXX10 - bit 4	46
$0 = \log \mathbf{i} 0 \qquad 1 = \log \mathbf{i} 1 \qquad \mathbf{X} = \text{ not important to the example}$						
Step	Input –	Level	Output	– Level	Note	Output Level
	(mV	rms @ 1kHz)		(mV rms @ 1kHz	)	Ref. to Max.
1	Mic. 1	10	Pre-Process Audio	750	Ext +24.0dB	
2	Ext. Audio Process In	750	VCO Drive/Ref.	1.54≤ V <sub>out</sub> ≤2.2	Vp-р	70 – 100%
3	Mic. 1	4.8	Pre-Process Audio	410	Ext +24.0dB	60%
4	Ext. Audio Process In	410	VCO Drive and Ref.	466		60%

To establish a 100% level for this device inject a large amplitude audio signal into the Post Process Audio Input, with the Limiter enabled.

**Receive Path** – The Serial Data word below will produce the receive element configuration shown in Figure 9.

	bit 0 – <b>X011101</b>	0 11110010	X010XXXX XXX01	1111 11011XXX	<b>XXXXX10</b> – t	bit 46
<b>0</b> = lo	ogic 0		<b>1</b> = logic 1		<b>X</b> = not importa	ant to the example
Step	Input – (mV	<b>Level</b> rms @ 1kHz)	Output	– Level (mV rms @ 1kHz)	Note	Output Level Ref. to Max.
1 2 3 4	Rx Audio In Ext. Audio Process In Rx Audio In Rx Audio In	200 564 145 145	Pre-Process Audio Audio Out (Rx) Audio Out (Rx) Audio Out (Rx)	564 1.54≤ V <sub>out</sub> ≤2.2∖ 466 466±		70 -100% 60% 60%± - 35 for Volume

Table 2 Receive Path Operational Check

To establish a 100% level for this device inject a large amplitude audio signal into the Post Process Audio Input, with the Limiter enabled.

<b>Squelch Path</b> – The Serial Data word below will produce the squelch element configuration shown in Figure 9.						
	bit 0 – <b>X00X</b>	XXXX XXXXXXOX	X010XXXX XXX0X	XXX XXXX	1110 1110110 – bit 46	
<b>0</b> =	ogic 0		<b>1</b> = logic 1		<b>X</b> = not important to the example	
Step	Input –	Level (mV rms @ 25kHz)	Output –	Level	Note	
1	Rx Audio In	0	Squelch Drive	logic "1"	No noise – "Noise Out" = V <sub>BIAS</sub>	
2	Rx Audio In	50.0	Squelch Drive	logic "0"	Noise In – "Noise Out" decreases	
Table 3 Squelch Path Operational Check						

# **Specification**

#### **Absolute Maximum Ratings**

Exceeding the maximum rating can result in device damage. Operation of the device outside the operating limits is not implied.

Supply voltage		-0.3 to 7.0V
Input voltage at any pin (ref V <sub>ss</sub> =	0V)	-0.3 to (V <sub>DD</sub> + 0.3V)
Sink/source current (supply pir	าร)	+/- 30mA
(other pins	6)	+/- 20mA
Total device dissipation @ T_MB 2	25°C	800mW Max.
Derating		10mW/°C
Operating temperature range:	FX506P	-30°C to +70°C (plastic)
	FX506LG/LS	-30°C to +70°C (plastic)
Storage temperature range:	FX506P	-40°C to +85°C (plastic)
	FX506LG/LS	-40°C to +85°C (plastic)

#### **Operating Limits**

All device characteristics are measured under the following conditions unless otherwise specified:

 $V_{_{DD}}$  = 5.0V.  $T_{_{AMB}}$  = 25°C. Xtal/Clock  $f_{_0}$  = 4.0MHz. Audio level 0dB ref: = 466mV rms @ 1.0kHz (60% deviation, FM).

Characteristics		See Note	Min.	Тур.	Max.	Unit
Static Values						
Supply Voltage			4.5	5.0	5.5	V
Supply Current	(All Elements Enabled)		-	8.0	_	mA
	(Listening Powersave)		-	_	1.0	mA
	(Maximum Powersave)		-	_	1.0	mA
Dynamic Values						
Input Logic "1"		1	3.5	-	-	V
Input Logic "0"		1	-	_	1.5	V
Input Impedances						
Digital			0.1	1.0	_	MΩ
Mic.1 or 2			_	0.5	-	kΩ
Rx Audio			30.0	_	-	kΩ
Tx Audio			30.0	56.0	_	kΩ
CTCSS/Data			50.0	100	-	kΩ
External Audio Proces	S		1.0	_	_	MΩ
Noise, R.S.S.I.			1.0	_	_	MΩ
Output Impedances						
Pre-Process Audio			_	_	3.0	kΩ
Audio Out (Rx)			_	_	3.0	kΩ
VCO Drive and Ref. O	ut		_	_	3.0	kΩ
Squelch Drive	(Logic "1")		_	5.0	_	kΩ
	(Logic "0")		_	500	_	Ω
Noise Output	(Diode conducting)		_	1.0	_	kΩ
	(Diode not conducting)		-	500	-	kΩ
Signal Path Switch Iso	lation (Disabled)					
Switches			40.0	_	_	dB
Test Path			_	60.0	_	dB
Signal Input Levels		10				
Mic.1 or 2			1.0	_	100	mV rms
Rx Audio			_	145	200	mV rms
Tx Audio			_	_	1414	mV rms
CTCSS/Data			_	_	4.0	V р-р
Post Process			_	_	1123	mV rms
Noise, R.S.S.I.		2	_	_	4.0	V р-р
Signal Output Levels		10				
Pre-Process Audio	(Compressor enabled)		_	600	_	mV rms
VCO – (Drive, Ref.)	(Limiter in circuit)		_	2.2	_	V р-р
Audio (Rx	Limiter in circuit)		-	2.2	_	V p-p
Variable Element Step						
Input Gain Amp			0.7		1.3	dB
Pre-Process Gain			0.2		0.3	dB
			3.5		4.5	dB
VCO Ref. Attenuator						
VCO Ref. Attenuator VCO Drive Attenuator	I					
			2.7 25.0		3.7 26.2	dB dB

# Specification .....

Characteristics	Se	e Note	Min.	Тур.	Max.	Unit
Output Distortion						
Output Signal-to-Noise Ra	atio	3, 12	48.0	52.0	_	dBp
Total Harmonic Distortion		4, 11	_	-40.0	-30.0	dB
Compressor						
Dynamic Range			_	30.0	_	dB
Attack Time			_	7.0	_	ms
Decay Time			_	1000	_	ms
Deviation Limiter						
Input Thresholds		4	_	2.0	_	V p–p
•						
Frequency Responses Pre-Process Path		6				
Passband Frequencies		•				
-3dB (Lower)			_	240	_	Hz
-3dB (Upper)			_	4.7	_	kHz
Passband Ripple	(300Hz - 400Hz)	5	-3.0	-	1.0	dB
	(400Hz - 3400Hz)	5	-3.0	_	1.0	dB
Stopband Attenuation	(f = 5  Hz)	5	3.0	4.2	-	dB
High Frequency Roll-off	(f = 5kHz, <20kHz)		12.0	4.2	_	dB/oct.
Stopband Attenuation				2.3		dB
	(f = 250 Hz)		_		_	
Low Frequency Roll-off	(f = <250 Hz)		6.0	-	-	dB/oct.
Post-Process Path		7				
Wideband : Lowpass Free	quency (-3dB)		_	3.4	_	kHz
Passband Ripple	(< 2700Hz)	8	-1.5	_	1.0	dB
	(2700Hz - 3000Hz)	8	-3.0	_	1.0	dB
Stopband Attenuation	(f = 5 kHz)		12.2	17.0	_	dB
High Frequency Roll-off	( <i>f</i> = >3kHz, <20kHz)		18.0	_	-	dB/oct.
Narrowband: Lowpass Fre	auonov (2dP)			2.9		kHz
	(< 2300Hz)		-1.5	2.9	_ 1.0	dB
Passband Ripple	. ,		-1.5	—		dВ
Ctaphand Attanuation	(2300Hz - 2550Hz)			-	1.0	
Stopband Attenuation	(f = 4.25 kHz)	->	12.2	17.0	_	dB
High Frequency Roll-off	(f = >2.3 kHz, <5.1 kHz)	<u>(</u> )	18.0	_	-	dB/oct.
Pre-emphasis: Passband Frequencies			300		3000	Hz
	Gain at 1kHz		_	0	_	dB
	Slope Characteristic		_	6.0	_	dB/oct.
De-emphasis: Passband			300		3000	Hz
	Gain at 1kHz		_	0	_	dB
	Slope Characteristic		-	6.0	-	dB/oct.
Squalah Bandhasa Filta	-					
Squelch Bandpass Filter Centre Frequency Gain	r (Wide and Narrow)		_	35.0	_	dB
Selectable Gain	(8 x 1.0dB steps)	9	-3.0	55.0	4.0	dB
Narrow Band:	(o x 1.000 steps)	3	-3.0	_	4.0	uБ
Centre Frequency	(fc)			18.75	_	kHz
Bandwidth	(fc) (fc +)		_	6.5	-	кп2 kHz
Wideband:	(fc±)		_	0.0	_	KNZ
Centre Frequency	(fc)		_	25.5	_	kHz
Bandwidth	(fc±)		_	8.5	_	kHz
Danuwiuti	(J C ±)		-	0.0	-	KΠZ


#### Notes

- 1. A percentage of the applied  $V_{DD}$  (70% or 30%).
- 2. These inputs are compared internally with the Digital-to-Analogue converter.
- 3. With a minimum signal input level of 50mVrms at the Tx I/P or 65mVrms at the Rx I/P and an output level of 466mVrms.
- Levels at the input of the Limiter element, centred about V<sub>BIAS</sub> (Note 2).
- 5. This parameter remains within specification when pre-emphasis is employed.
- 6. With both Input HPF and LPF in circuit, but without pre-emphasis.
- 7. With Limiter LPF, but without de-emphasis characteristics.
- 8. This parameter remains within specification when de-emphasis is employed.
- 9. The gain variation around the centre frequency (fc).
- 10. See Application Information pages (Suggested Evaluation Tests) for information on gain element settings.
- 11. Mode: Tx with Compressor "OFF;" or in Rx, signal below limiter thresholds; Output level 466mVrms. Measured in a 30kHz bandwidth.
- 12. In the Tx mode with the Input Gain Amp set to  $\leq$  4.0dB.

# **Package Outlines**

The FX506 is available in the package styles outlined below. Mechanical package diagrams and specifications are detailed in Section 10 of this document. Pin 1 identification marking is shown on the relevant diagram and pins on all package styles number anti-clockwise when viewed from the top.


#### **FX506LG** 24-pin guad plastic encapsulated bent and cropped (L1)



# **Handling Precautions**

The FX506 is a CMOS LSI circuit which includes input protection. However precautions should be taken to prevent static discharges which may cause damage.


#### **FX506LS** 24-lead plastic leaded chip carrier (L2)



**FX506P** 24-pin plastic DIL (P4)

# **Ordering Information** FX506LG 24-pin encapsulated bent and cropped 24-lead plastic leaded chip FX506LS carrier

**FX506P** 24-pin plastic DIL (P4)



CML does not assume any responsibility for the use of any circuitry described. No circuit patent licences are implied and CML reserves the right at any time without notice to change the said circuitry.

(L1)

(L2)



## **CML Product Data**

In the process of creating a more global image, the three standard product semiconductor companies of CML Microsystems Plc (*Consumer Microcircuits Limited (UK), MX-COM, Inc (USA) and CML Microcircuits (Singapore) Pte Ltd)* have undergone name changes and, whilst maintaining their separate new names (*CML Microcircuits (UK) Ltd, CML Microcircuits (USA) Inc and CML Microcircuits (Singapore) Pte Ltd*), now operate under the single title CML Microcircuits.

These companies are all 100% owned operating companies of the CML Microsystems Plc Group and these changes are purely changes of name and do not change any underlying legal entities and hence will have no effect on any agreements or contacts currently in force.

#### **CML Microcircuits Product Prefix Codes**


Until the latter part of 1996, the differentiator between products manufactured and sold from MXCOM, Inc. and Consumer Microcircuits Limited were denoted by the prefixes MX and FX respectively. These products use the same silicon etc. and today still carry the same prefixes. In the latter part of 1996, both companies adopted the common prefix: CMX.

This notification is relevant product information to which it is attached.

Company contact information is as below:



Oval Park, Langford, Maldon, Essex, CM9 6WG, England Tel: +44 (0)1621 875500 Fax: +44 (0)1621 875600 uk.sales@cmlmicro.com www.cmlmicro.com



COMMUNICATION SEMICONDUCTORS

4800 Bethania Station Road, Winston-Salem, NC 27105, USA Tel: +1 336 744 5050, 0800 638 5577 Fax: +1 336 744 5054 us.sales@cmlmicro.com www.cmlmicro.com



No 2 Kallang Pudding Road, 09-05/ 06 Mactech Industrial Building, Singapore 349307 Tel: +65 7450426 Fax: +65 7452917 sg.sales@cmlmicro.com www.cmlmicro.com